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A Featured Transition System (FTS) is a formalism for modeling
variability in configurable system behavior. The behavior of all vari-
ants (products) is modeled in a single compact FTS by associating
the possibility to perform an action and transition from one state to
another with feature expressions that condition the execution of an
action in specific variants. We present a front-end for the research
tool VMC. The resulting toolchain allows a modeler to analyze an
FTS for ambiguities (dead or false optional transitions and hidden
deadlock states), transform an ambiguous FTS into an unambiguous
one, and perform an efficient kind of family-based verification of
an FTS without hidden deadlock states. We use benchmarks from
the literature to demonstrate the novelties offered by the toolchain.
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1 INTRODUCTION AND BACKGROUND
The automated analysis of variability models, such as the detection
of anomalies like dead or false optional features in feature diagrams,
has a 30-year history [13, 29]. Variability in behavioral models has
a shorter history [23, 24, 26] Moreover, such behavioral models re-
ceived considerable attention only during the last decade, following
the seminal paper by Classen et al. [18] that introduced FTSs and
an efficient means to model check them.
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An FTS is a formal model with variability encoding to capture
the behavior of all variants of a configurable system in a single
transition system [17]; its transitions, labeled with actions, are
associated with feature expressions that condition their presence in
classical labeled Transition Systems (LTSs) that model individual
variant behavior. Proving correctness of such behavioral models
through model checking is challenging. Ideally, the compactness of
the FTS is exploited to reason on the whole system at once. Such
an all-in-one technique, by which the behavior of all variants is
examined only once simultaneously, is called family-based analysis,
in contrast to an enumerative product-based analysis, by which the
behavior of each individual variant is examined one-by-one [28].
During the past decade, FTSs proved amenable to family-based
model-checking [6, 12, 15–17, 19–21]
In [3, 5], we tackled the automated analysis of FTSs. We defined
three ambiguities for an FTS: (i) a dead transition (i.e. a transition
that is unreachable, and thus cannot be executed, in any variant);
(ii) a false optional transition (i.e. a transition that can be executed
in all variants in which its source state is reachable); and (iii) a
hidden deadlock state (i.e. a state from which a transition can be
executed only in some variants, but not all). In analogy with the
above mentioned anomaly detection for variability models, we
developed an algorithm to detect ambiguities in FTSs, and a means
to resolve them, with a proof of its correctness. Anomalies are
often due to an incorrect use of cross-tree constraints and solving
them typically means removing a transition or correcting a feature
expression. An ambiguous FTS is often undesired, since it gives an
unclear view of the behavior of the configurable system. Moreover,
an unambiguous FTS paves the way for an efficient kind of family-
based model checking. We implemented this algorithm exploiting
the SAT solving features of the Z3 SMT solver. The Python code of
our implementation (analyzer.py), which accepts FTSs in the format
.dot as input, is publicly available [4].
In this paper, we present FTS4VMC, a front-end for the research
tool VMC [7, 9, 11], developed to make VMC amenable to FTSs.
VMC (http://fmt.isti.cnr.it/vmc) is a tool for the analysis of behav-
ioral models with variability during a system’s early design phase.
It accepts as input a Modal Transition System (MTS) with a set
of logical variability constraints (MTSυ), akin to an FTS’ feature
expressions. An MTS [25] is an LTS that distinguishes admissible
(‘may’), necessary (‘must’), and optional (may but not must) transi-
tions which are such that by definition all necessary and optional
transitions are also admissible. MTSs were introduced to capture
the refinement of a partial description into a more detailed one, re-
flecting increased knowledge on the admissible (but not necessary)
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behavior. MTSυs were introduced in [7] to compactly model SPL
behavior, whose individual variant behavior, in the form of an LTS,
can be obtained by means of a special-purpose refinement relation,
or by an equivalent operational derivation procedure. In [2], it was
shown that such MTSs are equally expressive as FTSs.
The research tool VMC offers explicit-state on-the-fly model
checking of MTS properties expressed in the dedicated variability-
aware action-based and state-based branching-time temporal logic
v-ACTL [1, 7] derived from ACTL, which is an action-based ver-
sion of the well-known logic CTL. VMC offers both product-based
analysis, upon explicit generation of behavioral variant models
(LTSs), and a kind of family-based analysis (on MTSs). In [7], a
specific kind of family-based model checking was introduced for
MTSυs, which we explain next. First, an important safety property
is deadlock freedom, i.e. a system should not deadlock by reach-
ing a (deadlock) state in which no further action is possible, thus
guaranteeing progress or liveness. In case of configurable systems
(like FTSs or MTSs) this notion can be extended to guaranteeing
liveness for each variant (LTS). Now, an MTSυ is defined to be live
if all its states are live, where a live state of an MTSυ is such that
it does not occur as a deadlock state in any of its variants, effec-
tively resulting in an MTSυ in which every path is infinite. It was
proved that for properties expressed in v-ACTLive2, which is a
rich fragment of v-ACTL interpreted on live MTSs, validity on the
(live) MTS guarantees validity of the property for all its variants
(cf. [7, Theorem 4]), thus allowing a kind of family-based model
checking of MTSυs. In [5], it was shown that this result continues
to hold for MTSυs whose every state is either live or a deadlock.
In [3, 5], we noted that any FTS F can be transformed into an
MTS FMTS by considering its must transitions as necessary tran-
sitions, its featured transitions as optional transitions, and all its
transitions as admissible, and by removing all feature expressions. If
F is live, then FMTS is live, with respect to the FTS’s set of variants
lts(F ), because it has no hidden deadlocks. Moreover, all transi-
tions of F whose corresponding (LTS) transitions are mandatorily
present in all variants, correspond to necessary transitions in FMTS.
This demonstrates that the above result from [7] can be carried over
to live FTSs, thus allowing a kind of family-based model checking
also on such FTSs for the v-ACTL fragment v-ACTLive2. Hence,
any formula ϕ of v-ACTLive2 is preserved by live FTSs: given a
live FTS F , whenever ϕ holds for FMTS, denoted by FMTS |= ϕ,
then ϕ holds for all variants L ∈ lts(F ) of F , i.e. L |= ϕ.
More precisely, if (i) the FTS is live, which is the case if it has
no hidden deadlocks (so, unambiguous FTSs are live), and (ii) the
property ϕ to be verified is specified in v-ACTLive2, then ϕ can be
verified directly on the FTS (ignoring its feature expressions) and if
(iii) ϕ holds, then validity is preserved in all LTSs modeling variant
behavior, i.e. ϕ holds for all variants. If any of these three condi-
tions does not hold, the property needs to be verified with classical
(family-based) approaches, like those mentioned in Section 2.
The newly developed front-end FTS4VMC for VMC allows a
modeler (i) to check an FTS for ambiguities (dead or false optional
transitions and hidden deadlock states), by calling analyzer.py;
(ii) to remove ambiguities and thus turn an ambiguous FTS into an
unambiguous one, by calling disambiguator.py; (iii) to transform
an FTS into an MTS, by calling translator.py; and (iv) to perform an
efficient kind of family-based model checking of an MTS obtained
as described in iii from an FTS without hidden deadlock states, by
calling VMC via vmc_controller.py. The FTS4VMC implementation,
including the Python code of disambiguator.py and translator.py, is
publicly available from https://github.com/fts4vmc/FTS4VMC.
We use benchmarks from the literature to demonstrate the nov-
elties offered by the resulting toolchain (cf. also the tutorial [10]).
2 RELATEDWORK
An encompassing overview of SPL analysis strategies, including
static analysis and model checking, can be found in [28] and a
recent empirical study on applying variability-aware static analysis
techniques to real-world configurable systems is presented in [27].
Static analysis of FTSs mimics feature-model analysis by defining
behavioral counterparts of dead and false optional features [13, 29].
Family-based model checking of behavioral variability models
provides a means to simultaneously verify multiple behavioral
variant models in a single run. Properties can be verified with dedi-
cated SPL model-checking tools like SNIP [15, 17], ProVeLines [19],
VMC [7, 9, 11], ProFeat [14] (for probabilistic model checking), or
QFLan [8, 30] (for statistical model checking), or—by suitable ab-
stractions or encodings—with well-known classical model checkers
like PRISM [22] (for probabilistic model checking), mCRL2 [6, 12],
SPIN [21], or NuSMV [20]. The survey [28] also discusses software
model checking, operating directly on source code in Java or C.
3 TOOLCHAIN ATWORK
The methodology outlined in the Introduction has been fully auto-
mated.With the newly developed front-end FTS4VMC, the toolchain
constituted by (i) FTS4VMC, (ii) the Python code analyzer.py from [4]
(implementing the static analysis algorithm from [5], where it was
shown to be more efficient than the one presented in [3]) and
(iii) VMC, can assist an end user (modeler) in the following steps of
the engineering and verification methodology envisioned in Fig. 1
(in which all green blocks have been automated by the toolchain):
• specify or upload an FTS in FTS4VMC or an MTSυ in VMC;
• use FTS4VMC to check whether the FTS is ambiguous (by
calling analyzer.py);
• use FTS4VMC to transform any ambiguous FTS into an un-
ambiguous one (or to remove only some particular kinds of
ambiguities detected, by calling disambiguator.py);
• decide whether the FTS is live with FTS4VMC or whether
the MTSυ is live with VMC;
• specify a v-ACTL formula in FTS4VMC or in VMC;
• decide whether the v-ACTL formula is a v-ACTLive2 for-
mula with VMC;
• verify a v-ACTLive2 formula on the FTS (transformed into
an MTS by FTS4VMC, by calling translator.py) or directly on
the MTSυ (transformed into an MTS by VMC) with VMC;
• report validity for all variants of the FTS/MTSυ in case a v-
ACTLive2 formula was verified to hold on a live FTS/MTSυ
(a kind of family-based model checking) with VMC;
• verify a v-ACTLive2/v-ACTL formula on all variants (gener-
ated by VMC) of the MTSυ (product-based model checking)
with VMC.
The novelties are clearly indicated in the figure: the blue steps and
the green steps if applied to FTSs are made possible by FTS4VMC.













































Figure 1: Engineering and verification methodology
The front-end FTS4VMC accepts FTSs in the .dot format, a well-
known graphical notation supported by the graphviz open source
graph visualization software (cf. https://www.graphviz.org).
Once the FTS has been uploaded and verified to be in the correct
format, the user (modeler) is offered a variety of (analysis) tasks:
Full ambiguities analysis analyzes the FTS for all three types
of ambiguities: once done, it outputs an updated version of the
FTS with dead transitions highlighted in blue, false optional
transitions highlighted in green, and hidden deadlock states
highlighted in red; moreover, it enables the ambiguity removal
tasks mentioned below;
Liveness analysis analyzes the FTS for liveness, i.e. whether it
has hidden deadlock states but ignoring the detection of dead
and false optional transitions;
Stop processing interrupts the current (full ambiguities or live-
ness) analysis;
Remove all ambiguities performs the next two analyses at once;
Remove false optional transitions replaces the feature expres-
sion of each false optional transition of the FTS with True, thus
converting these transitions into must transitions; no transitions
are added or deleted;
Remove dead transitions + hidden deadlock states deletes un-
reachable transitions if present, then resolves hidden deadlocks;
View MTS shows the MTS obtained from the FTS by turning each
must transition (i.e. with feature expression True) into a neces-
sary one and making every other transition admissible; updates
source and graph;
Verify property verifies properties expressed in v-ACTL with
VMC, once the analysis was completed and the FTS results live,
by inserting them in the provided text area;
Show explanation shows the counterexample provided by VMC
after having checked the property.
During execution of these tasks, the user is offered different views:
Console displays progress and results of the performed tasks;
Source displays the .dot source file of the current FTS;
Graph displays the rendered graph in SVG format, highlighting
the feature model and ambiguities;
Summary displays the console output after successful analysis in
a more user-friendly way;
Counterexample graph displays the counterexample obtained
upon interaction with VMC rendered as a graph.
Moreover, at any time, the user can download the displayed result
(e.g. the FTS in .dot or SVG formal and with or without highlighted
ambiguities, the transformed MTS, etc.).
4 FUTUREWORK
In [3], we considered branching-time CTL-like properties. In [5], we
also considered linear-time LTL-like properties and showed that a
live FTS enjoys the property that all valid linear-time LTL formulas
are preserved by all its variants. This can be seen as follows. A path
in an LTS is said to be maximal if it cannot be extended further,
i.e. it is infinite or it ends in a deadlock state. Model checking LTL
formulas on an LTS reduces to analyzing its maximal paths: an LTL
formula is valid if it holds for all maximal paths. These notions
trivially carry over to FTSs by ignoring their feature expressions.
Clearly, if an FTS is live, i.e. it has no hidden deadlocks, then the
set of maximal paths of any variant (LTS) is a subset of the set
of maximal paths of the FTS. Hence, the following result holds.
Any formula ϕ of LTL is preserved by live FTSs: given a live FTS F ,
whenever ϕ holds for FLTS, denoted by FLTS |= ϕ, then ϕ holds
for all variants L ∈ lts(F ) of F , i.e. L |= ϕ. We thus envision the
verification methodology depicted in Fig. 2.
5 CONCLUSION
We presented FTS4VMC, developed specifically as a front-end for
the research tool VMC, with a user-friendly GUI. It has code to



























Figure 2: LTL verification methodology
upload and download files, handle users’ session data, render graph
visualization and HTML output, and communicate with VMC. It
also contains Python code: analyzer.py from [4], implementing the
ambiguities analysis; disambiguator.py, implementing the ambigui-
ties removal; graph.py, implementing the FTS/MTS graph rendering;
translator.py, implementing the transformation of an FTS into an
MTS; vmc_controller.py, handling the property verification with
VMC; and process_manager.py, handling multiprocessing required
for real-time output during the analysis process. The resulting
toolchain allows a modeler to analyse an FTS for ambiguities, re-
move them, and perform an efficient kind of family-based model
checking of specific branching-time properties on the resulting FTS.
The results, mentioned in this paper, that form the basis of the
verification methodologies depicted in Figs. 1 and 2 indicate specific
cases in which verification of live FTSs reduces to verification (with
a linear complexity) of corresponding MTSs and LTSs that are
obtained straightforwardly by ignoring the feature expressions (and
distinguishing necessary and optional transitions in case of MTSs).
However, if either (i) the property to be verified is not a v-ACTLive2
or LTL formula, or (ii) the result of the verification is false, then the
formula needs to be verified with a classical family-based model-
checking tool or by means of product-based model checking.
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